Institut für Informatik und Computational Science
Refine
Year of publication
- 2020 (22) (remove)
Document Type
- Article (22) (remove)
Is part of the Bibliography
- yes (22)
Keywords
- Answer Set Programming (2)
- E-Learning (2)
- Fault tolerance (2)
- IT-Infrastruktur (2)
- answer set programming (2)
- Android hybrid apps (1)
- Conformant Planning (1)
- DMR (1)
- DNA hairpin formation (1)
- Digitale Medien (1)
- Digitalisierung (1)
- Double cell upsets (DCUs) (1)
- E-Assessment (1)
- E-Klausuren (1)
- E-Portfolio (1)
- EDC (1)
- Elektronisches Prüfen (1)
- Epistemic Logic Programs (1)
- FEDC (1)
- Fault tolerant systems (1)
- Forschungsdatenmanagement (1)
- Hairpin completions (1)
- Hairpin reductions (1)
- Innovation (1)
- Internet of Things (1)
- Lindenmayer systems (1)
- MQTT (1)
- Mobile App (1)
- Non-Monotonic (1)
- Partizipation (1)
- Persönliche Lernumgebung (1)
- Reasoning (1)
- Semilinearity property (1)
- Strategie (1)
- TMR (1)
- Triple modular redundancy (TMR) (1)
- UX (1)
- acyclicity properties (1)
- arousal (1)
- asynchrounous design (1)
- autism (1)
- bibliometric analysis (1)
- bundled data (1)
- circuit Faults (1)
- citation analysis (1)
- click controller (1)
- clocks (1)
- co-citation analysis (1)
- co-occurrence analysis (1)
- coherence relation (1)
- combinatorial optimization problems (1)
- competition (1)
- concession (1)
- concurrent checking (1)
- connective (1)
- context-free grammar (1)
- context-sensitive (1)
- contrast (1)
- corpus analysis (1)
- degree of non-context-freeness (1)
- degree of non-regularity (1)
- determinism (1)
- developmental systems (1)
- edge computing (1)
- emission factor (1)
- ensemble methods (1)
- face tracking (1)
- facial expression (1)
- firmware update (1)
- formal languages (1)
- gradient boosting (1)
- grammar (1)
- greenhouse gas (1)
- information flow control (1)
- latches (1)
- logic-based modeling (1)
- measure development (1)
- neural networks (1)
- on-farm evaluation (1)
- parallel rewriting (1)
- parity aggregate operator (1)
- perception (1)
- perception differences (1)
- random forest (1)
- regression (1)
- restricted parallelism (1)
- satisfiability (1)
- security (1)
- self-checking (1)
- soft errors (1)
- static analysis (1)
- support vector machines (1)
- timing (1)
- transient Faults (1)
- transient analysis (1)
- user experience (1)
A triple modular redundancy (TMR) based design technique for double cell upsets (DCUs) mitigation is investigated in this paper. This technique adds three extra self-voter circuits into a traditional TMR structure to enable the enhanced error correction capability. Fault-injection simulations show that the soft error rate (SER) of the proposed technique is lower than 3% of that of TMR. The implementation of this proposed technique is compatible with the automatic digital design flow, and its applicability and performance are evaluated on an FIFO circuit.
In this paper, an asynchronous design for soft error detection and correction in combinational and sequential circuits is presented. The proposed architecture is called Asynchronous Full Error Detection and Correction (AFEDC). A custom design flow with integrated commercial EDA tools generates the AFEDC using the asynchronous bundled-data design style. The AFEDC relies on an Error Detection Circuit (EDC) for protecting the combinational logic and fault-tolerant latches for protecting the sequential logic. The EDC can be implemented using different detection methods. For this work, two boundary variants are considered, the Full Duplication with Comparison (FDC) and the Partial Duplication with Parity Prediction (PDPP). The AFEDC architecture can handle single events and timing faults of arbitrarily long duration as well as the synchronous FEDC, but additionally can address known metastability issues of the FEDC and other similar synchronous architectures and provide a more practical solution for handling the error recovery process. Two case studies are developed, a carry look-ahead adder and a pipelined non-restoring array divider. Results show that the AFEDC provides equivalent fault coverage when compared to the FEDC while reducing area, ranging from 9.6% to 17.6%, and increasing energy efficiency, which can be up to 6.5%.