Institut für Informatik und Computational Science
Filtern
Volltext vorhanden
- nein (1)
Erscheinungsjahr
- 2020 (1)
Dokumenttyp
Sprache
- Englisch (1)
Gehört zur Bibliographie
- ja (1)
Schlagworte
- Double cell upsets (DCUs) (1) (entfernen)
Institut
A triple modular redundancy (TMR) based design technique for double cell upsets (DCUs) mitigation is investigated in this paper. This technique adds three extra self-voter circuits into a traditional TMR structure to enable the enhanced error correction capability. Fault-injection simulations show that the soft error rate (SER) of the proposed technique is lower than 3% of that of TMR. The implementation of this proposed technique is compatible with the automatic digital design flow, and its applicability and performance are evaluated on an FIFO circuit.