Refine
Has Fulltext
- no (54)
Year of publication
Document Type
- Article (48)
- Monograph/Edited Volume (6)
Language
- English (54) (remove)
Is part of the Bibliography
- yes (54)
Keywords
- Design for testability (DFT) (1)
- X-masking (1)
- X-values (1)
- test response compaction (1)
Institute
- Institut für Informatik und Computational Science (54) (remove)
Using the timing flexibility of modern automatic test equipment (ATE) test response data can be compacted without the need for additional X-masking logic. In this article the test response is compacted by several multiple input shift registers without feedback (NF-MISR). The shift registers are running on a k-times higher clock frequency than the test clock. For each test clock cycle only one out of the k outputs of each shift register is evaluated by the ATE. The impact of consecutive X values within the scan chains is reduced by a periodic permutation of the NF-MISR inputs. As a result, no additional external control signals or test set dependent control logic is required. The benefits of the proposed method are shown by the example of an implementation on a Verigy ATE. Experiments on three industrial circuits demonstrate the effectiveness of the proposed approach in comparison to a commercial DFT solution.
Testability evaluation of sequential designs incorporating the multi-mode scannable memory element
(1999)
In this paper a self-checking carry select adder is proposed. The duplicated adder blocks which are inherent to a carry select adder without error detection are checked modulo 3. Compared to a carry select adder without error detection the delay of the MSB of the sum of the proposed adder does not increase. Compared to a self-checking duplicated carry select adder the area is reduced by 20%. No restrictions are imposed on the design of the adder blocks