Institut für Informatik und Computational Science
Refine
Has Fulltext
- yes (245) (remove)
Year of publication
Document Type
- Article (116)
- Doctoral Thesis (85)
- Conference Proceeding (15)
- Master's Thesis (13)
- Postprint (10)
- Monograph/Edited Volume (2)
- Bachelor Thesis (1)
- Habilitation Thesis (1)
- Moving Images (1)
- Preprint (1)
Language
- English (126)
- German (118)
- Multiple languages (1)
Keywords
- Informatik (18)
- Didaktik (15)
- Hochschuldidaktik (14)
- Ausbildung (13)
- E-Learning (8)
- Maschinelles Lernen (7)
- Antwortmengenprogrammierung (6)
- Computer Science Education (5)
- Machine Learning (5)
- answer set programming (5)
Institute
- Institut für Informatik und Computational Science (245)
- Hasso-Plattner-Institut für Digital Engineering gGmbH (18)
- Extern (6)
- eLiS - E-Learning in Studienbereichen (2)
- Historisches Institut (1)
- Potsdam Institute for Climate Impact Research (PIK) e. V. (1)
- Universitätsbibliothek (1)
- Wirtschaftswissenschaften (1)
- Zentrum für Qualitätsentwicklung in Lehre und Studium (ZfQ) (1)
The objective of this thesis is to provide new space compaction techniques for testing or concurrent checking of digital circuits. In particular, the work focuses on the design of space compactors that achieve high compaction ratio and minimal loss of testability of the circuits. In the first part, the compactors are designed for combinational circuits based on the knowledge of the circuit structure. Several algorithms for analyzing circuit structures are introduced and discussed for the first time. The complexity of each design procedure is linear with respect to the number of gates of the circuit. Thus, the procedures are applicable to large circuits. In the second part, the first structural approach for output compaction for sequential circuits is introduced. Essentially, it enhances the first part. For the approach introduced in the third part it is assumed that the structure of the circuit and the underlying fault model are unknown. The space compaction approach requires only the knowledge of the fault-free test responses for a precomputed test set. The proposed compactor design guarantees zero-aliasing with respect to the precomputed test set.