@misc{SchrapeBalashovSimevskietal.2018,
  author    = {Schrape, Oliver and Balashov, Alexey and Simevski, Aleksandar and Benito, Carlos and Krstić, Miloš},
  title     = {Master-Clone placement with individual clock tree implementation},
  series = {2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)},
  journal   = {2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)},
  publisher = {IEEE},
  address   = {New York},
  isbn      = {978-1-5386-7656-1},
  pages     = {4},
  year      = {2018},
  abstract  = {A hybrid design approach of the hierarchical physical implementation design flow is presented and demonstrated on a fault-tolerant low-power multiprocessor system. The proposed flow allows to implement selected submodules in parallel with contrary requirements such as identical placement and individual block implementation. The overall system contains four Leon2 cores and communicates via the Waterbear framework and supports Adaptive Voltage Scaling (AVS) functionality. Three of the processor core variants are derived from the first baseline reference core but implemented individually at block level based on their clock tree specification. The chip is prepared for space applications and designed with triple modular redundancy (TMR) for control parts. The low-power performance is enabled by contemporary power and clock management control. An ASIC is fabricated in a low-power 0.13 mu m BiCMOS technology process node.},
  language  = {en}
}