@article{CorreDiguetHelleretal.2016,
  author    = {Corre, Youenn and Diguet, Jean-Philippe and Heller, Dominique and Blouin, Dominique and Lagadec, Loic},
  title     = {TBES: Template-Based Exploration and Synthesis of Heterogeneous Multiprocessor Architectures on FPGA},
  series = {ACM transactions on embedded computing systems : TECS},
  volume    = {15},
  journal   = {ACM transactions on embedded computing systems : TECS},
  publisher = {Association for Computing Machinery},
  address   = {New York},
  issn      = {1539-9087},
  doi       = {10.1145/2816817},
  pages     = {113 -- 122},
  year      = {2016},
  abstract  = {This article describes TBES, a software end-to-end environment for synthesizing multitask applications on FPGAs. The implementation follows a template-based approach for creating heterogeneous multiprocessor architectures. Heterogeneity stems from the use of general-purpose processors along with custom accelerators. Experimental results demonstrate substantial speedup for several classes of applications. In addition to the use of architecture templates for the overall system, a second contribution lies in using high-level synthesis for promoting exploration of hardware IPs. The domain expert, who best knows which tasks are good candidates for hardware implementation, selects parts of the initial application to be potentially synthesized as dedicated accelerators. As a consequence, the HLS general problem turns into a constrained and more tractable issue, and automation capabilities eliminate the need for tedious and error-prone manual processes during domain space exploration. The automation only takes place once the application has been broken down into concurrent tasks by the designer, who can then drive the synthesis process with a set of parameters provided by TBES to balance tradeoffs between optimization efforts and quality of results. The approach is demonstrated step by step up to FPGA implementations and executions with an MJPEG benchmark and a complex Viola-Jones face detection application. We show that TBES allows one to achieve results with up to 10 times speedup to reduce development times and to widen design space exploration.},
  language  = {en}
}